Verilog: Difference between revisions
Page created automatically by script |
No edit summary |
||
| Line 1: | Line 1: | ||
a hardware description language (HDL) used to model electronic systems, | '''Verilog''', standardized as '''IEEE 1364''', is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits, with the highest level of abstraction being at the register-transfer level. It is also used in the verification of analog circuits and mixed-signal circuits, as well as in the design of genetic circuits. | ||
For more information, see [[wikipedia:Verilog|Wikipedia]]. | |||
[[Category:FAPlist]] | |||
[[Category:Standards]] | |||
[[Category:Programming languages]] | |||
[[Category:Pages linking to Wikipedia]] | |||
Latest revision as of 16:20, 31 March 2026
Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits, with the highest level of abstraction being at the register-transfer level. It is also used in the verification of analog circuits and mixed-signal circuits, as well as in the design of genetic circuits.
For more information, see Wikipedia.