Jump to content

Wishbone Bus

From cernipedia
Revision as of 15:45, 23 March 2026 by Vigen (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

The Wishbone Bus is an open source hardware computer bus intended to let the parts of an integrated circuit communicate with each other. The aim is to allow the connection of differing cores to each other inside of a chip. The Wishbone Bus is used by many designs in the OpenCores project.

For more information, see Wikipedia.

Retrieved from "https://wiki.cern.ch/index.php?title=Wishbone_Bus&oldid=8089"