Jump to content

Verilog

From cernipedia
Revision as of 15:17, 23 March 2026 by Vigen (talk | contribs) (Page created automatically by script)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

a hardware description language (HDL) used to model electronic systems, standardized as IEEE 1364.

Retrieved from "https://wiki.cern.ch/index.php?title=Verilog&oldid=8015"